ABSTRACT
INTRODUCTION
In recent years, multilevel inverters are becoming increasingly popular for high power applications due to their improved harmonic profile and increased power ratings. Various multicarrier pulse width modulation techniques are proposed so far by several researchers. Multi Level Inverter (MLI) topologies can work at higher voltage and higher power than conventional two level converters. In addition, multilevel conversion reduces the output variables harmonic distortion and sometimes, in spite of the devices count increment, the conduction losses can also be decreased by increasing the number of levels. The reduction of harmonic distortion is achieved by increasing the number of levels of output voltage. This will further reduce the switching losses by reducing the inverter carrier frequencies. The harmonic content can also be reduced by using several pulses in each half cycle of output voltage. To reduce even more the switching frequency without degrading output spectrum, slope of the triangular or inverted sine carrier waveforms can be controlled in the modulation strategies such as the Phase Disposition (PD). Phase Opposition Disposition (POD), Alternate Phase Opposition Disposition (APOD) Variable frequency (VF).The generation of gating signals for turning ON and OFF transistors is usually done by comparing a reference signal with carrier wave. The carrier frequency f c determines the number of pulses per half cycle. The modulation index (m a ) controls the output voltage. Tolbert et al [1] have derived a procedure to find all sets of switching angles for which the fundamental is produced while the 5 th and 7 th are eliminated. Sun and Yun [2] have proposed a hybrid PWM method for the new topology that has different cells working in different switching frequencies in order to achieve low switching losses. Palanivel and Dash [3] have developed various carrier based pulse width modulation techniques which can minimise the total harmonic distortion and enhance the output voltage for a five level inverter. Shanthi and Natarajan [4] presented the use of Control Freedom Degree (CFD) combination. The effectiveness of the Pulse Width Modulation (PWM) strategies developed using CFD are demonstrated by simulation. Du et al [5] discussed about the control of seven-level Hybrid Cascaded Multi Level Inverter (HCMLI) with fundamental frequency switching control and how its modulation index (m a ) range can be extended using triplen harmonic compensation. Xiao et al [6] have proposed a strategy to minimize harmonics and achieve zero error tracking. Tolbert et al [7] explored the benefits and discussed control schemes of the cascade inverter for use as an Electric Vehicle (EV) motor drive or a parallel Hybrid Electric Vehicle (HEV) drive and the diode-clamped inverter as a series HEV motor drive. Josh and Jerome [8] have stated that the power quality improvement can be achieved by reducing the harmonics at the output voltage of the inverter. Colak et al [9] have done intensive studies and have proposed carrier based sinusoidal space vector and sigma delta PWM methods in open loop control of inverters. Seyezhai and Mathur [10] have reduced the switching losses and improved the power quality using variable frequency inverted sine PWM strategy. Lau et al [11] have found analytical solutions for determining the spectral characteristics of multicarrier based multilevel PWM pulses for the inverters.Carrier-based PWM modulation for reduction of THD and losses in multilevel inverters was studied by Barreto et al [12] . Yousefpoor et al [13] have found an optimization algorithm to get a reduced THD. Batschauer et al [14] explored the hybrid multilevel inverter with half bridge circuit with unidirectional power flow. Cougo et al [15] have analysed and found that the Phase Disposition (PD) method is the best method to reduce the current imbalance in multilevel inverter. This paper investigates new hybrid carrier PWM stratergies using stepped reference for chosen three phase AMLI.
THREE PHASE ASYMMETRICAL MULTI LEVEL INVERTER (AMLI) Figure 1 A three phase asymmetrical cascaded seven level inverter
Several inverters are series connected, with different topologies and different input voltages. Hence they are said to be AMLIs [10] . A seven level output voltage is achieved with two bridges in asymmetrical inverter whereas only five level output voltage will be achieved with two such bridges in case of conventional cascaded MLI [8] . In AMLI more voltage levels can be achieved with lesser number switches.Figure1 shows the chosen asymmetrical three phase inverter. Each cell has two pairs of complementary switches S 11 and S 22 and S 12 and S 21 . There are six cells used in the three phase inverter each leg containing two cells each [1] . 
Phase Disposition (PD) Method
In this method [15] carriers are the same in frequency, amplitude and phases, but they are just
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different in DCoffset to occupy contiguous bands as shown in Figure. 3. For this technique, significant harmonic energy is concentrated at the carrier frequency f c but because it is a co-phase component, it does not appear in the line voltage. It should be noted that the other harmonic components are centeredon the carrier frequency as side bands [11] . An example of the carriers that is used in a two module seven level PWM inverter is shown in Figure. 3.There are six distinct carriers, all in phase with one another and with the same magnitudes A c .The difference between the carriers is that they are all displaced by DC offset. The reference waveform has peak to peak amplitude A m , frequency f m and its zero is centered in the middle of the carrier set. The reference (V c ) is continuously compared with each of the carrier signals. If the reference is greater than a carrier signal, then the active device corresponding to that carrier is switched on and if the reference is less than a carrier signal, then the active device corresponding to that carrier is switched off . With reference to Figure 1 The resultant gate control is obtained by comparing each of the carriers to the related part of the reference which in turn controls a specific gate and the switching pattern for PDPWM [15] . The carrier on the positive side is triangular carrier and there is inverted sine carrierin the negative side.Hence the stratergy is named as hybrid carrier stratergy 
Phase Opposition Disposition (POD) strategy
With the POD method the carrier waveforms above the zero reference value are in phase. The carrier waveforms below are also in phase but are 180 degrees phase shifted from those above zero [2] .The POD method yields quarter wave symmetry for even m f and odd symmetry for oddm f . Figure 4 shows the multicarrier arrangement for POD method for m a =0.8and m f =40. 
Alternate Phase Opposition Disposition (APOD) strategy
In case of Alternate Phase Disposition (APOD) modulation [5] , every carrier waveform is in out of phase with its neighbor carrier by 180 degree. Since APOD and POD schemes in case of three level inverter are the same, a seven level inverter is considered to discuss about the APOD PWM scheme [8] . When the number of levelsn = 7, there are n -1 = 6 carrier waveforms arranged so that every carrier waveform is in out of phase with its neighbor carrier by 180.The converter switches to + V dc when the reference is greater than all the carrier waveforms. The converter switches to +V dc /2 when the reference is less than the uppermost carrier waveform and greater than all other carriers. The converter switches to 0 when the reference is less than the two uppermost carrier waveform and greater than two lower most carriers.The converter switches to -V dc/ 2 when the reference is greater than the lowermost carrier waveform and lesser than all other carriers. This method requires each of the six carrier waves haveeven symmetry for even m f and odd symmetry for oddm f .Figure5 shows the carrier arrangements for APODPWM hybrid carrier strategy m a =0.8 and m f =40 fora seven level inverter to be phase displaced from each other by 180 degrees [10] alternately. 
Variable Frequency (VF ) PWM strategy
The number of switching for upper and lower devices of chosen MLI is much more than that of intermediate switches in sub harmonic PWM using constant frequency carriers. In order to equalize the number of switches for all the switches, variable frequency PWM strategy is used as illustrated in Figure 6 . The VFPWM scheme is more favorable than the conventional PWM technique for use in asymmetric 
SIMULATION RESULTS
PWM circuit to generate the gating signals for the multilevel inverter switchesis shown Figure 2 . To control a three phase multilevel inverter withseven output voltagelevels six carriers are generated and compared at each time to a set of three reference waveforms. One set of carrier wave is above the zero reference and another set below the reference. These carriers are same in frequency, amplitude and phases except in VFPWM but they are just different in DC offset to occupy contiguous bands.The frequency of reference signal determines the inverter output frequency and its peak amplitude controls the modulation index. The variation in modulation index changes the RMS output voltage of the multilevel inverter. By varying the reference signal frequency as well as modulation index, the output voltage is varied.Hence there can be voltage control. Figure 7 -10 show the total harmonic distortion for m a =0.8and for various modulation strategies. The output voltage for the simulated circuit for various modulation strategies are shown in Figure. 11-14. The least %THD is achieved only in PDPWM modulation strategy as shown in Table 1 . The maximum DC bus utilization is also achieved in the PDPWM modulation strategy which is dominant and is shown in the Table 2.Table 4 showsthat distortion factor is very relatively less in case of PODPWM strategy hence by using this technique we can achieve lesser switching losses and hence the life of the switch increases. Table 5 shows Form Factor (FF)The Crest Factor (CF) is a measure of peak current( I s ) as compared with its RMS value I s . CF is often of interest to specify the peak current rating of the devices and components. The values for CF is shown in Table. 3. The Distortion Factor (DF) for various m a are shown in Table 4 and it shows the amount of harmonics that remains in the output voltage after the second order attenuation. Table 5 shows FF.The following parameter values are used for simulation: V dc1 =100V V dc2 =50V and R(load) = 100 ohms for each phase. Figure 15 illustrates the sample pulse generated for the three phase AMLI with hybrid carrier PDPWM strategy with stepped reference. Figure 16 shows the pictorial representation for %THD vs m a for various PWM strategies. A bar chart for RMS voltage (fundamental) vs m a is plotted and shown in Figure 7 . 
CONCLUSION
The three phase seven level AMLI uses reduced number of switches with unequal DC sources as input to the inverters.
Strategiessuch as PDPWM, PODPWM, APODPWM and VFPWM strategies where used with the proposed hybrid carrier and stepped reference modulation strategy and it is found that the %THD is relatively less in the hybrid PDPWM and the COPWM strategies. It is also observed that hybrid PDPWM provides relatively better DC bus utilizationfor m a =0.7-1
